# Open-Sourced Radio Microcontroller for Fabrication

ECPE Senior Design May 2025, Team 27

Presenters: Nolan Eastburn, Nathan Stark, Ibram Shenouda, Ethan Kono, Will Custis, Noah Thompson Faculty Advisor and Client: Dr. Henry Duwe Team Website: https://sdmay25-27.sd.ece.iastate.edu/ References to Design Document on slides as DD <page number>

## **Problem Statement**

- Existing <u>radio</u> microcontroller units (MCUs) have closed source designs
- Difficult for ISU students, ChipForge (ASIC design ISU club) members, and radio hobbyists to learn about how <u>radio</u> MCUs work
- Need an open-source MCU design that can be fabricated (silicon proven)

#### **Closed Source Radio MCUs**



[3]

### **Conceptual Sketch/Solution**



# **Functional Requirements**

- MCU shall implement an open standard wireless protocol stack
- We will provide software libraries providing access to hardware functions
- MCU shall contain a radio subsystem
  - The radio subsystem shall support the Zigbee 915Mhz operating frequency
- The radio signal's phase noise will be below -41dBm/100Hz at a 32MHz offset per IEEE standard 802.15.4
- The radio signal's spurious emissions will be below -20dBc per IEEE standard 802.15.4
- DD 14-15



# **Non-functional Requirements**

- All the artifacts produced throughout the design of the MCU shall be open source.
- Thorough documentation usable by students with only basic knowledge of circuits and digital logic.
- Our documentation is targeted toward the ISU co-curricular Chip Forge.
- DD 16-17



# **Technical/Other Constraints**

- Must use Efabless process and associated tools
  - Must be fabricated in the SkyWater 130nm process
  - No flexibility on this, given by client
- Die space limited to 2.92 mm x 3.52 mm
- Design must be open-source
  - Unable to use IP from many vendors due to closed-source nature
- DD 16





### **Market Research**

Product Services and Design	Unique Value Proposition	Product Advantages	Product Disadvantages	User Pros	User Cons		
TI CC1352P	<ul> <li>Thread, Zigbee, Matter</li> <li>Bluetooth</li> <li>Low power consumption</li> </ul>	<ul> <li>Low power consumption while supporting Bluetooth</li> <li>Supports multiple radio protocols</li> </ul>	Only uses 2.4GHz radio frequencies	Part of simple link system with common simple development environment	<ul> <li>Not open source</li> <li>Designed for general use</li> </ul>		
Espressif ESP32	<ul><li>Bluetooth &amp; WIFI</li><li>Microcontroller</li><li>Multicore</li></ul>	<ul> <li>Wide variety of users</li> <li>Used in low power IoT products</li> <li>ESP-NOW Protocol</li> </ul>	<ul> <li>Proprietary CPU architecture, limited support</li> </ul>	<ul> <li>Very affordable</li> <li>Easy to use libraries</li> <li>Can program with Arduino IDF</li> </ul>	<ul> <li>Low Range</li> <li>Only</li> <li>High power consumption for some peripherals</li> </ul>		
Raspberry Pi Pico W	<ul> <li>Wi-Fi and Bluetooth 5.2 support</li> <li>PIO state machines</li> <li>MicroPython</li> <li>Support</li> </ul>	<ul> <li>PIO state machines allow for flexible peripheral allocation</li> <li>Dual core to allow one core to handle radio and one to handle application</li> </ul>	264 kB memory may not be enough for some applications	<ul> <li>Cheap</li> <li>Good documentation</li> <li>No need for extra tools for programming</li> </ul>	C/C++ SDK setup can be painful relative to other MCUs		

### DD 34

# **Potential Risks and Mitigation**

### **Project Scope**

- Risks
  - Our project is too large to for a single senior design team to complete.
- Mitigation
  - We have created a design outline for the complete project.
  - We have chosen a subset of components to implement.
  - The overall design will be considered when creating the component subset.
  - We elected not to specify the component subsets for future teams.
- DD 26



### **Resource/Cost Estimate**

Not Provided	Cost		
10MHz Crystal Oscillator	\$10		
Prototype PCBs	\$5		
Misc. Passive Circuit Components	\$10		
Already Provided	Cost		
All tools and resources to develop on the Efabless platform	\$0		
ChipIgnite (Fabrication)	\$9,750		
FPGA for testing before fabrication	\$300		
PI Pico for testing fabricated design	\$7		

**Total Cost:** \$10,082

All costly resources have been provided



### **Minimum Viable Product**





### **Design Decision Example - Divider**

Dual Modulus Divider	1 <sup>st</sup> Order Delta Sigma Divider
Does not cause fractional Spurring	Does cause fractional Spurring
Divide by 30-31 at high frequency	Divide by 90-93 at high frequency
Reference frequency(Fref) can be 1MHz	Reference frequency(Fref) can be 10MHz





# **Security Analysis**

- Goal: Analyze security of the entire system, determining different possible attack vectors.
- Provide potential solutions and countermeasures for each vector.
- Determine realistic security implementations for the project.

Attack Vector	Microcontroller	Radio Frequency Module
Encryption	$\checkmark$	$\checkmark$
<b>Control Flow Manipulation</b>	$\checkmark$	$\checkmark$
Side-Channel Attacks	$\checkmark$	
Replay Attacks		$\checkmark$
E-Stop Abuse		$\checkmark$
Malicious Repairing & Reprogramming		$\checkmark$

# **Security Analysis Conclusion**

- Considering the project environment and how it will be utilized, we evaluated security vulnerabilities based on levels of risk.
- Highest priority concern:
  - Encryption
  - AES Encryption based off NIST 197 Standard
  - Iterative implementation and processes with one 128-bit block at a time. (DD pg. 71.)



# **Technologies Used**

- Skywater 130 nm process
  - Provided by Efabless
- Openlane
  - Open-source tool for hardening digital designs
- GNU Compiler Collection (GCC)
  - Compile C programs for RISC-V processors
- Spectrum Analyzer
  - For testing analog components
- Frequency Counter
  - For testing PLL input and output as well as divider output







### **Test Plan**

Pre-fabrication testing critical to ensure final functionality. DD 53-59



## **Digital Testing Example – Wishbone Crossbar**

- Pre-fabrication testing will be performed using computer simulations
- Wishbone Crossbar will have two primary simulations
  - Simulate multiple masters using the crossbar simultaneously, check that requests are routed correctly and that arbitration functions properly
  - Simulate a large number (>1000) of transactions to stress test the crossbar
- Simulations can be checked automatically, providing easy verification



# **Analog Testing Example – PLL VCO**

- VCO: Open Loop Configuration
  - Verify VCO gain, frequency range (0.8GHz- 1.6GHz), and output noise
    - Pre-Fabrication Testing
      - Schematic Simulation
      - Post-Layout Simulation
    - Post-fabrication Testing





### **Prototype Implementations – Seven Segment Controller**



- Controls two seven segments displays over a shift register interface
- Ran through OpenLane hardening and precheck
- Has been included in a chip tapeout!

### **Task Responsibility**

	Nathan	Nolan	Ibram	Noah	Ethan	Will
MCU Digital Components	X	X				
Mixed Signal PLL Design			X	X		
Security Hardware and Software					X	X

### **Project Schedule and Key Milestones**

Fall 24 Milestones	Spring 25 Milestones							
Initial hardware designs finalized Specific Implementations of each PLL components Baseline implementations of peripherals RISC-V core design	Hardware components created All baseline implementations created and building							
Initial test plan Defined expected behavior of each component System to test component behavior Actual designs?	Initial testing complete Hardware components tested as a system in simulation/on FPGA							
	Test plan created Test cases for after fabrication to evaluate electrical characteristics and behavior of the device							

### **Second Semester Plan**

	Spring																	
Weeks/Task		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Key:
Project Scope																		
Research available tools	OpenRAM																	Initial Design
	RISC-V Core Generation																	
Wishbone Crossbar Creation																		Research
RISC-V Core Creation																		Implementation
SRAM Generation																		
DMA Controller																		Fabrication
Security Component	AES 128-bit Encryption																	
External Peripherals																		
Fabrication																		
Post Fabrication Test Design																		
Radio Frequency Components	Bluetooth																	
	ZigBee																	
Phase Locked Loop (PLL)	Research																	
	Phase Frequency Detector																	
	Charge Pump																	
	low Pass Filter																	
	Voltage Controlled Oscilator																	
	Divider																	
	Testing																	
Create Design Documents																		
Create Testing Documents																		
Testbench Creation	Peripherals																	
	RISC-V Core																	

### **Current Status**

- The tool flow provided by Efabless and ChipForge has been studied and used in example projects
- Prototype for the Wishbone crossbar has been created
- Some example RISC-V cores have been generated
- High-level designs for the digital and analog parts of the design have been created
- Substantial research for the PLL have been done
- The design document has been finished

# Conclusion

- We have used this semester to scope the project to fit our team's abilities
- We have designed components that, based on our research, will meet our project requirements
- We have learned how to use the Efabless process to design components
- We have created a test plan to be confident in the viability of our designs prior to tape-out



## Questions?

ECPE Senior Design May 2025, Team 27

### **Image References**

[1] ESP 32: https://mm.digikey.com/Volume0/opasdata/d220001/medias/images/425/MFG ESP32-DEVKITC-VE.jpg [2] STM: https://newsroom.st.com/wp-content/uploads/2020/12/STM32WL MM launch P4314S big.jpg [3] PI Pico: https://cdn-shop.adafruit.com/970x728/5544-02.jpg [4] Generic Microcontroller: https://www.electronics-lab.com/top-10-popular-microcontrollers-among-makers/ [5] Wifi Waves: https://www.vecteezy.com/free-vector/wifi-waves [6] Chip Forge Logo: <u>https://git.ece.iastate.edu/isu-chip-fab</u> [7] Caravel Diagram: https://efabless.com/open shuttle program [8] Skywater: https://www.skywatertechnology.com/wp-content/uploads/2024/01/MicrosoftTeams-image-5.jpg [9] TI CC1352P: https://www.ti.com/product/CC1352P [10] Raspberry PI Pico: https://www.allaboutcircuits.com/news/at-just-six-dollars-raspberry-pi-pico-w-brings-wi-fi-to-iot-designs/ [11] GNU Logo: https://worldvectorlogo.com/logo/gnu-4 [12] Spectrum Analyzer: https://siglentna.com/spectrum-analyzers/ssa3000x-plus/ [13] Frequency Counter: https://www.keysight.com/us/en/product/53131A/225-mhz-universal-frequency-countertimer.html [14] FPGA: https://cdn11.bigcommerce.com/s-7gavg/images/stencil/1280x1280/products/471/3908/Arty\_obl\_2\_600\_25304.1670980518.png?c=2 [15] Seven Seg: https://softwareparticles.com/wp-content/uploads/2023/04/7seg-led-display-pintout-1.jpg