

The background of the slide is a dark, moody image of a stormy sky. Several bright, jagged lightning bolts are visible, with one prominent bolt running vertically down the right side of the frame. The clouds are dark and textured, creating a sense of depth and intensity.

# Prototyping


sdmay25-27

Nathan Stark, Nolan Eastburn, Noah Thompson, Will Custis, Ethan Kono, Ibram Shenouda

Client/Advisor: Dr. Duwe


# Project Overview

- Design a microcontroller with radio communication capabilities
- Open-source
- Can be fabricated
- Will be used by ISU ChipForge group, possibly faculty and hobbyists
- Designed using the Caravel platform from Efabless



# Wishbone Crossbar Prototype

- Wishbone is a bus protocol used to connect a processor to various peripherals
  - RAM, UART, Accelerators, etc
- Crossbar useful to arbitrate access to peripherals without restricting throughput
- Current iteration is 2x2
  - 2 Wishbone Master Interfaces
  - 2 Wishbone Slave Interfaces
  - Any master can access any slave, provided nothing else is accessing the slave simultaneously
- Current iteration appears to function correctly
  - Need to expand to make crossbar generic




# RISC-V Processor Generation

- Utilized VexRISCV to generate some RISC-V processor from existing configurations
- Uses a plugin system, so parts can be added, removed, and modified easily
- Implemented via SpinalHDL
  - HDL implemented in scala that can be converted to Verilog or VHDL
- Will enable our team to insatiate custom RISC-V cores in the user space



# OpenRAM Generation


- Static RAM (SRAM) necessary for processor to do useful work
- Can lay out by hand, but...
  - Time consuming
  - Error prone
  - Likely not as area efficient
- OpenRAM allows configurable SRAM generation
- Has some known issues, currently working through them
  - Alternative is using D flip-flops for RAM




# Phase Locked Loop PFD Prototype

- Phase Frequency Detector (PFD):
  - Detects if the two input signals have a phase difference

Schematic



Testbench



# Conclusions

- Many key components have already had some development work completed
- So far, what we are attempting to do seems possible within technology constraints
- Will continue to evaluate, may have to make changes especially as more things are combined together
  - Certain things may work in isolation but take up too much space to co-exist